EAS energy model: structure and representation



Brendan Jackman



© ARM 2017

EAS Energy Model - Concept



 $P_{cpu0} = 10\% \times P_{cpu0_{active}} + 90\% \times P_{cpu0_{idle}}$



EAS Energy Model – Data Structure





ARM

EAS Energy Model – Data Structure



ARM

EAS Energy Model – Data Structure



Why Cluster-level Energy Data?

- Should induce "cluster packing"*
- Encourages cluster-level sleep states (switch off shared cache on unused cluster)

- Easy to show effect on scheduler behaviour
- Haven't (yet) clearly demoed energy savings on modern platform.

*"Cluster packing"



Cluster energy - Proposal

- Use power-domains hierarchy in DT to express topological (cluster) energy
- Related to work from Lina Iyer & others to get runtime PM to manage OS-initiated (OSI) mode PSCI idle





EAS Energy Model – What we can represent now



CPU-level active power can already be derived from: dynamic-power-coefficient DT property dev_pm_opp voltage/frequency data We can probably do useful stuff using only this data, given:

Haven't (yet) proved benefit of cluster energy data Idle energy has small contribution & is inaccurate anyway



Notes

- "Product" EAS (e.g. Google Pixel kernel, AOSP) has all EAS EM data under a single node
- Can already derive CPU-level active power from DT with dynamic-power-coefficient DT property and dev_pm_opp voltage/frequency data













Energy cost work distribution between CPUs 1 and 2 - ARM Juno